

TS85N08A

75A 78V N-Channel Enhancement Mode Power Mosfet

Features

- ◆ 75A, 78V, $R_{DS(on)}=7.8\text{m}\Omega$ @ $V_{GS}=10\text{V}$
- ◆ Special process technology for high ESD capability
- ◆ High density cell design for ultra low $R_{DS(on)}$
- ◆ Fully characterized Avalanche voltage and current
- ◆ Good stability and uniformity with high E_{AS}
- ◆ Excellent package for good heat dissipation

General Description

- ◆ Package: TO-220C
- ◆ The TS85N08A uses advanced trench technology and design to provide excellent $T_{J(on)}$ with low gate charge. It can be used in a wide variety of applications.

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Spec	Units
V_{DSS}	Drain-Source Voltage	78	V
I_D	Drain Current - Continuous ($T_c=25^\circ\text{C}$)	75	A
I_D	Drain Current - Continuous ($T_c=100^\circ\text{C}$)	68	A
I_{DM}	Drain Current - Pulsed	250	A
V_{GSS}	Gate-Source Voltage	± 20	V
P_D	Maximum Power Dissipation	170	W
	Derating factor	1.13	W/ $^\circ\text{C}$
dv/dt	Peak diode recovery voltage	15	V/ns
E_{AS}	Single Pulsed Avalanche Energy (Note 5)	620	mJ
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 to +175	$^\circ\text{C}$
R_{JC}	Thermal Resistance, Junction-to-Case (Note 2)	0.88	$^\circ\text{C}/\text{W}$

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

Off Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	78	82	—	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=85\text{V}, V_{GS}=0\text{V}$	—	—	1	μA
I_{GSS}	Gate-Body Leakage Current,	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	—	—	± 100	nA

On Characteristics (Note 3)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.0	3.0	4.0	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=40\text{A}$	—	7.8	9.0	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=25\text{V}, I_D=40\text{A}$	110	-	-	S

Dynamic Characteristics (Note 4)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
C _{jss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1.0MHz	—	4300	—	PF
C _{oss}	Output Capacitance		—	900	—	PF
C _{rss}	Reverse Transfer Capacitance		—	257	—	PF

Switching Characteristics (Note 4)


Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
t _{d(on)}	Turn-On Delay Time	V _{DD} =30V,I _D =1A R _G =6Ω R _L =30Ω V _{GS} =10V	—	17	—	ns
t _r	Turn-On Rise Time		—	15	—	ns
t _{d(off)}	Turn-Off Delay Time		—	62	—	ns
t _f	Turn-Off Fall Time		—	32	—	ns
Q _g	Total Gate Charge	V _{DS} =30V I _D =30A V _{GS} =10V	—	89	—	nc
Q _{gs}	Gate-Source Charge		—	29	—	nc
Q _{gd}	Gate-Drain Charge		—	22	—	nc

Drain-Source Diode Characteristics and Maximum Ratings


Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
I _s	diode forward current (Note 3)	—	—	—	75	A
V _{sd}	diode forward Voltage (Note 2)	V _{GS} =0V,I _S =40A	—	—	1.2	V
T _{rr}	Reverse Recovery Time	T _J =25°C,I _F =30A dI/dt=100A/us (Note 3)	—	—	50	ns
Q _{rr}	Reverse Recovery charge		—	—	90	uc
T _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible(turn-on is dominated by LS+LD)				

Notes:


- 1.Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2.Surface Mounted on FR4 Board, t≤10 sec
- 3.Pulse Test: Pulse Width ≤300us,Duty cycle≤2%
- 4.Guaranteed by design, not subject to production
- 5.EAS condition: T_j=25°C,V_{DD}=50V,V_G=10V,L=2mH,R_g=25Ω

Test circuits
1)EAS Test Circuits


2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical And Thermal Characteristics(Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 V_{Gs(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance

Mechanical Dimensions

