


## TS150N05

### N-Channel Enhancement Mode Power MOSFET

#### DRAWING



#### Features

- ◆  $V_{DS} = 150V, I_D = 50A, R_{DS(ON)} < 23m\Omega$  @  $V_{GS} = 10V$
- ◆ High density cell design for ultra low  $R_{DS(on)}$
- ◆ Fully characterized avalanche voltage and current
- ◆ Good stability and uniformity with high EAS
- ◆ Excellent package for good heat dissipation
- ◆ Special process technology for high ESD capability

#### General Description

- ◆ Package: TO-220C
- ◆ The TS150N05 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### Application

- ◆ Power switching application
- ◆ Hard switched and High frequency circuits
- ◆ Uninterruptible power supply

#### Absolute Maximum Ratings

Symbol	Parameter	Spec	Units
$V_{DS}$	Drain-Source Voltage	150	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current -Continuous( $T_c = 25^\circ C$ )	50	A
$I_D$	Drain Current -Continuous( $T_c = 100^\circ C$ )	35	A
$I_{DM}$	Pulsed Drain Current	210	A
$P_D$	Maximum Power Dissipation	220	W
	Derating factor	1.47	W/ $^\circ C$
EAS	Single pulse avalanche energy (Note 5)	640	mJ
$T_J, T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +175	$^\circ C$

#### Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 2)	—	0.68	$^\circ C/W$

**Electrical Characteristics(Tc=25°C unless otherwise noted)**
**Off Characteristics**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V,I <sub>D</sub> =250uA	150	170		V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V,V <sub>GS</sub> =0V			1	uA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V			±100	nA

**On Characteristics(Note 3)**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V <sub>GS(TH)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250uA	2.5	3.2	4.5	V
R <sub>DSON</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V,I <sub>D</sub> =40A		19.5	23	mΩ
g <sub>F</sub>	Forward Transconductance	V <sub>DS</sub> =25V,I <sub>D</sub> =30A	85			S

**Dynamic Characteristics(Note 4)**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =25V,V <sub>GS</sub> =0V,f=1.0MHz		3250		pF
C <sub>oss</sub>	Output Capacitance			670		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			150		pF

**Switching Characteristics(Note 4)**







Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
t <sub>don</sub>	Turn-On Delay Time	V <sub>DD</sub> =30V, I <sub>D</sub> =2A, R <sub>L</sub> =15Ω V <sub>GS</sub> =10V, R <sub>G</sub> =2.5Ω		26		ns
t <sub>r</sub>	Turn-On Rise Time			24		ns
t <sub>doff</sub>	Turn-Off Delay Time			91		ns
t <sub>f</sub>	Turn-Off Fall Time			39		ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =30V,I <sub>D</sub> =30A, V <sub>GS</sub> =10V		163		nc
Q <sub>gs</sub>	Gate-Source Charge			31		nc
Q <sub>gd</sub>	Gate-Drain Charge			64		nc

**Drain-Source Diode Characteristics**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V <sub>s</sub>	Diode Forward Voltage (Note 3)				1.2	V
I <sub>s</sub>	Diode Forward Current(Note 2)				50	A
T <sub>rr</sub>	Reverse Recovery Time	T <sub>j</sub> =25°C,IF=40A, dif/dt=100A/us (Note 3)		42		ns
Q <sub>rr</sub>	Reverse Recovery charge			66		uc
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: Tj=25°C, VDD=50V, VG=10V, L=0.5mH, Rg=25Ω

**Typical Characteristics**

**Figure1. Output Characteristics**

**Figure2. Transfer Characteristics**

**Figure3. Rdson-Drain current**

**Figure4. Rdson-Junction Temperature**

**Figure5. Gate Charge**

**Figure6. Source-Drain Diode Forward**




Figure 7. Capacitance vs Vds




Figure 8. Safe Operation Area




Figure 9. BV<sub>DSS</sub> vs Junction Temperature




Figure 10. V<sub>GS(th)s</sub> vs Junction Temperature






Figure 11. Normalized Maximum Transient Thermal Impedance

Test Circuits


1) EAS Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



**Mechanical Dimensions**

